GATE CS 2026 Set 2 — Question 59

Go beyond PYQs with Success TrackerAI-powered personalised practice and doubt support. Unlimited practice on eligible plans; AI usage limits apply.
NAT+2 / -0MediumEncoders & DecodersCombinational CircuitsDigital LogicMultiplexers & Demultiplexers

Digital Logic → Combinational Circuits → Encoders & Decoders

Last updated

Question

Consider the digital circuit shown below with two input lines AA and BB, two select lines S0S_0 and S1S_1, and an output line YY. The blocks QQ and MM represent active high 2:4 decoder and 4-to-1 multiplexer, respectively. Out of 16 possible input combinations, the number of combinations that produce Y=1Y=1 is ____________. (answer in integer)
Note: One input combination is an instance of [A B S1 S0][A\ B\ S_1\ S_0].
Digital circuit diagram showing a 2:4 decoder Q and a 4-to-1 multiplexer M
Your answer

Enter a number. Decimals, negative values and scientific notation are accepted.

The solution stays hidden until you check.

Continue learning with Success Tracker

A step still unclear? Work through it with support

Use Success Tracker to ask about the reasoning, then try another GATE CS question to check your understanding.

AI-powered practice· Unlimited practice on eligible plans
PYQs with solutions
Attempt available previous-year questions, then compare your reasoning with the worked solution. Coverage varies by stream.
Practice that adapts
Choose a topic, work on weaker areas and bookmark questions to revisit. Your attempts feed your progress tracking.
AI doubt support
Ask follow-up questions about a step or concept while practising, instead of stopping at the final answer.

Unlimited practice is available on eligible plans. Free practice and AI usage have limits; check the current plan allowances before choosing.

This page stays readable without an account. AI responses can be wrong; check them against the solution and source material.

More questions on Combinational Circuits