GATE EC 2026 Set 1 — Question 20
Go beyond PYQs with Success TrackerAI-powered personalised practice and doubt support. Unlimited practice on eligible plans; AI usage limits apply.MCQ+1 / -0.33EasyStatic CMOS Logic GatesCombinational LogicDigital Circuits
Digital Circuits → Combinational Logic → Static CMOS Logic Gates
Last updated
Question
In the circuit shown in the Figure, A and B are logic inputs and Y is the logic output.
Which of the following logic operations is realized by the circuit?
Which of the following logic operations is realized by the circuit?
Correct answer
(A) NOR
Solution
Reading the circuit.
So , the NOR function. (OR would need an extra inverter; XOR and AND have different truth tables.)Answer: (A) NOR
- Pull-up network: the two PMOS transistors (gates and ) are in series between and .
- Pull-down network: the two NMOS transistors (gates and ) are in parallel between and ground.
| A | B | Pull-up (series PMOS) | Pull-down (parallel NMOS) | Y |
|---|---|---|---|---|
| 0 | 0 | both ON → path to | both OFF | 1 |
| 0 | 1 | PMOS-B OFF → no path | NMOS-B ON | 0 |
| 1 | 0 | PMOS-A OFF → no path | NMOS-A ON | 0 |
| 1 | 1 | both OFF | both ON | 0 |
Continue learning with Success Tracker
A step still unclear? Work through it with support
Use Success Tracker to ask about the reasoning, then try another GATE EC question to check your understanding.
AI-powered practice· Unlimited practice on eligible plans
- PYQs with solutions
- Attempt available previous-year questions, then compare your reasoning with the worked solution. Coverage varies by stream.
- Practice that adapts
- Choose a topic, work on weaker areas and bookmark questions to revisit. Your attempts feed your progress tracking.
- AI doubt support
- Ask follow-up questions about a step or concept while practising, instead of stopping at the final answer.
Unlimited practice is available on eligible plans. Free practice and AI usage have limits; check the current plan allowances before choosing.
This page stays readable without an account. AI responses can be wrong; check them against the solution and source material.
More questions on Combinational Logic
2026 Set 1 Q27A binary ripple counter is designed to count to . Which of the following…2026 Set 1 Q35The negative edge triggered JK flip-flop in the Figure has J and K inputs tied to Logic High and a…2026 Set 1 Q42The address of the first location of a 256 kilo byte (KB) memory is . Choose the correct…2026 Set 1 Q45What is the complement of ?2026 Set 1 Q48A Boolean function, with as MSB and as LSB is realized by 4:1 multiplexer (MUX)…