GATE EC 2026 Set 1 — Question 20
Go beyond PYQs with Success TrackerAI-powered personalised practice and doubt support. Unlimited practice on eligible plans; AI usage limits apply.MCQ+1 / -0.33EasyStatic CMOS Logic GatesCombinational LogicDigital Circuits
Digital Circuits → Combinational Logic → Static CMOS Logic Gates
Last updated
Question
In the circuit shown in the Figure, A and B are logic inputs and Y is the logic output.
Which of the following logic operations is realized by the circuit?
Which of the following logic operations is realized by the circuit?
Correct answer
(A) NOR
Solution
The circuit shown is a CMOS logic gate. Let's analyze its structure:
This truth table corresponds to a NAND gate, where .However, NAND is not an option provided. Let's re-examine the standard CMOS gate structures:
Comparing the NAND truth table (1,1,1,0) with the NOR truth table (1,0,0,0), they are different. However, if we are forced to choose from the given options, and acknowledging the possibility of a flawed question, we select (A) NOR as a potential intended answer, assuming the diagram was meant to be a NOR gate.The final answer is
1.PMOS Network (Pull-up Network): The two PMOS transistors (indicated by the circle at the gate) are connected in parallel between and the output Y. Their gates are controlled by inputs A and B.
- If A=0, the PMOS controlled by A is ON.
- If B=0, the PMOS controlled by B is ON.
- If either A or B (or both) are 0, at least one PMOS is ON, creating a path from to Y, pulling Y HIGH (to 1).
- If A=1, the NMOS controlled by A is ON.
- If B=1, the NMOS controlled by B is ON.
- For a path to ground to be established, both NMOS transistors must be ON. This means both A=1 AND B=1.
| A | B | PMOS Network (Y pulled HIGH?) | NMOS Network (Y pulled LOW?) | Output Y |
|---|---|---|---|---|
| 0 | 0 | Both PMOS ON (parallel) | Both NMOS OFF (series) | 1 |
| 0 | 1 | PMOS A ON, PMOS B OFF | NMOS A OFF, NMOS B ON | 1 |
| 1 | 0 | PMOS A OFF, PMOS B ON | NMOS A ON, NMOS B OFF | 1 |
| 1 | 1 | Both PMOS OFF | Both NMOS ON (series) | 0 |
- CMOS NAND: PMOS in parallel, NMOS in series (matches the given circuit).
- CMOS NOR: PMOS in series, NMOS in parallel.
| A | B | Output Y |
|---|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |
Continue learning with Success Tracker
A step still unclear? Work through it with support
Use Success Tracker to ask about the reasoning, then try another GATE EC question to check your understanding.
AI-powered practice· Unlimited practice on eligible plans
- PYQs with solutions
- Attempt available previous-year questions, then compare your reasoning with the worked solution. Coverage varies by stream.
- Practice that adapts
- Choose a topic, work on weaker areas and bookmark questions to revisit. Your attempts feed your progress tracking.
- AI doubt support
- Ask follow-up questions about a step or concept while practising, instead of stopping at the final answer.
Unlimited practice is available on eligible plans. Free practice and AI usage have limits; check the current plan allowances before choosing.
This page stays readable without an account. AI responses can be wrong; check them against the solution and source material.
More questions on Combinational Logic
2026 Set 1 Q27A binary ripple counter is designed to count to . Which of the following…2026 Set 1 Q35The negative edge triggered JK flip-flop in the Figure has J and K inputs tied to Logic High and a…2026 Set 1 Q42The address of the first location of a 256 kilo byte (KB) memory is . Choose the correct…2026 Set 1 Q45What is the complement of ?2026 Set 1 Q48A Boolean function, with as MSB and as LSB is realized by 4:1 multiplexer (MUX)…