GATE EE 2014 Set 2 — Question 61
Go beyond PYQs with Success TrackerAI-powered personalised practice and doubt support. Unlimited practice on eligible plans; AI usage limits apply.MCQ+2 / -0.67EasyLatches, Flip-Flops & CountersDigital Logic CircuitsAnalog & Digital Electronics
Analog & Digital Electronics → Digital Logic Circuits → Latches, Flip-Flops & Counters
Last updated
Question
A JK flip flop can be implemented by T flip-flops. Identify the correct implementation.
Correct answer
(B) [figure]
Solution
A JK flip-flop must satisfy , while a T flip-flop gives . Hence the required input is :
So . In product-of-sums form,since is the redundant consensus term.Therefore is obtained by ORing with , ORing with , and ANDing the two OR outputs — exactly the circuit of option (B).The other circuits fail:
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 |
- (C) ANDs with and with and ORs them, giving . For the flip-flop must set (), but (C) gives .
- (A) has the feedback lines crossed ( to the gate, to the gate) and a NOR output, giving , the complement of the required function. For the same input it gives .
- (D) also has the feedback lines crossed, giving . For this gives and wrongly toggles to 0, although the flip-flop should stay set.
Continue learning with Success Tracker
A step still unclear? Work through it with support
Use Success Tracker to ask about the reasoning, then try another GATE EE question to check your understanding.
AI-powered practice· Unlimited practice on eligible plans
- PYQs with solutions
- Attempt available previous-year questions, then compare your reasoning with the worked solution. Coverage varies by stream.
- Practice that adapts
- Choose a topic, work on weaker areas and bookmark questions to revisit. Your attempts feed your progress tracking.
- AI doubt support
- Ask follow-up questions about a step or concept while practising, instead of stopping at the final answer.
Unlimited practice is available on eligible plans. Free practice and AI usage have limits; check the current plan allowances before choosing.
This page stays readable without an account. AI responses can be wrong; check them against the solution and source material.
More questions on Digital Logic Circuits
2026 Set 1 Q33In the linear regulator circuit shown, the base to emitter voltage of the BJT is…2026 Set 1 Q37In the circuit shown, the open loop gain of the operational amplifier is . What is the…2026 Set 1 Q45The digital circuit shown has 3 inputs (, , and ). [figure] The simplified logical…2026 Set 1 Q46The MOSFET switches shown in the circuit are ideal. [figure] Which of the following is the correct…2026 Set 1 Q61Consider the circuit shown. Assume that the diode () is ideal. Given …