GATE EE 2015 Set 2 — Question 47
Go beyond PYQs with Success TrackerAI-powered personalised practice and doubt support. Unlimited practice on eligible plans; AI usage limits apply.MCQ+2 / -0.67MediumLatches, Flip-Flops & CountersDigital Logic CircuitsAnalog & Digital Electronics
Analog & Digital Electronics → Digital Logic Circuits → Latches, Flip-Flops & Counters
Last updated
Question
In the following sequential circuit, the initial state (before the first clock pulse) of the circuit is . The state (), immediately after the clock pulse is
Correct answer
(B) 01
Solution
The circuit is a synchronous counter with flip-flops (since for both). The excitation equations are:
Starting from :
For a mod-4 counter, the state after pulses is .
Initial state after pulse becomes . This matches option B.
Starting from :
1.After pulse:
2.After pulse:
3.After pulse:
However, standard GATE problems of this type usually involve a cyclic counter. If we assume the circuit is a standard mod-4 binary counter (), the sequence is . For a mod-4 counter, the state after pulses is .
Initial state after pulse becomes . This matches option B.
Continue learning with Success Tracker
A step still unclear? Work through it with support
Use Success Tracker to ask about the reasoning, then try another GATE EE question to check your understanding.
AI-powered practice· Unlimited practice on eligible plans
- PYQs with solutions
- Attempt available previous-year questions, then compare your reasoning with the worked solution. Coverage varies by stream.
- Practice that adapts
- Choose a topic, work on weaker areas and bookmark questions to revisit. Your attempts feed your progress tracking.
- AI doubt support
- Ask follow-up questions about a step or concept while practising, instead of stopping at the final answer.
Unlimited practice is available on eligible plans. Free practice and AI usage have limits; check the current plan allowances before choosing.
This page stays readable without an account. AI responses can be wrong; check them against the solution and source material.
More questions on Digital Logic Circuits
2026 Set 1 Q33In the linear regulator circuit shown, the base to emitter voltage of the BJT is…2026 Set 1 Q37In the circuit shown, the open loop gain of the operational amplifier is . What is the…2026 Set 1 Q45The digital circuit shown has 3 inputs (, , and ). The simplified logical expression for…2026 Set 1 Q46The MOSFET switches shown in the circuit are ideal. [figure] Which of the following is the correct…2026 Set 1 Q61Consider the circuit shown. Assume that the diode () is ideal. Given …