GATE EE 2019 Set 1 — Question 26
Go beyond PYQs with Success TrackerAI-powered personalised practice and doubt support. Unlimited practice on eligible plans; AI usage limits apply.MCQ+1 / -0.33EasyBJT & FET BiasingAmplifiers & FeedbackAnalog & Digital Electronics
Analog & Digital Electronics → Amplifiers & Feedback → BJT & FET Biasing
Last updated
Question
Given, is the gate-source voltage, is the drain source voltage, and is the threshold voltage of an enhancement type NMOS transistor, the conditions for transistor to be biased in saturation are
Correct answer
(B) V_(gs) Vₜₕ; V_(ds) ≥ V_(gs) - Vₜₕ
Solution
For an enhancement-type NMOS transistor to be in the saturation region, two conditions must be satisfied:
1.The transistor must be ON, which requires the gate-to-source voltage to be greater than the threshold voltage ().
2.The channel must be pinched off at the drain end, which requires the drain-to-source voltage to be greater than or equal to the overdrive voltage ().
Therefore, option (B) is correct.Continue learning with Success Tracker
A step still unclear? Work through it with support
Use Success Tracker to ask about the reasoning, then try another GATE EE question to check your understanding.
AI-powered practice· Unlimited practice on eligible plans
- PYQs with solutions
- Attempt available previous-year questions, then compare your reasoning with the worked solution. Coverage varies by stream.
- Practice that adapts
- Choose a topic, work on weaker areas and bookmark questions to revisit. Your attempts feed your progress tracking.
- AI doubt support
- Ask follow-up questions about a step or concept while practising, instead of stopping at the final answer.
Unlimited practice is available on eligible plans. Free practice and AI usage have limits; check the current plan allowances before choosing.
This page stays readable without an account. AI responses can be wrong; check them against the solution and source material.
More questions on Amplifiers & Feedback
2026 Set 1 Q33In the linear regulator circuit shown, the base to emitter voltage of the BJT is…2026 Set 1 Q37In the circuit shown, the open loop gain of the operational amplifier is . What is the…2026 Set 1 Q45The digital circuit shown has 3 inputs (, , and ). The simplified logical expression for…2026 Set 1 Q46The MOSFET switches shown in the circuit are ideal. [figure] Which of the following is the correct…2026 Set 1 Q61Consider the circuit shown. Assume that the diode () is ideal. Given …