GATE EE 2023 Set 1 — Question 40
Go beyond PYQs with Success TrackerAI-powered personalised practice and doubt support. Unlimited practice on eligible plans; AI usage limits apply.MCQ+2 / -0.67MediumResolution & Quantization ErrorData Conversion CircuitsAnalog & Digital Electronics
Analog & Digital Electronics → Data Conversion Circuits → Resolution & Quantization Error
Last updated
Question
An 8 bit ADC converts analog voltage in the range of 0 to to the corresponding digital code as per the conversion characteristics shown in figure. For , which of the following digital output, given in hex, is true?
Correct answer
(C) 66H
Solution
From the given conversion characteristics, the ADC is a mid-riser quantizer with a half-step offset.
The step size can be determined from the transitions. The first transition from to occurs at . The next transition from to occurs at .
Thus, the step size .
The digital output for an input is given by:
Given .
Converting to hexadecimal:
.
Therefore, the digital output is .
The step size can be determined from the transitions. The first transition from to occurs at . The next transition from to occurs at .
Thus, the step size .
The digital output for an input is given by:
Given .
Converting to hexadecimal:
.
Therefore, the digital output is .
Continue learning with Success Tracker
A step still unclear? Work through it with support
Use Success Tracker to ask about the reasoning, then try another GATE EE question to check your understanding.
AI-powered practice· Unlimited practice on eligible plans
- PYQs with solutions
- Attempt available previous-year questions, then compare your reasoning with the worked solution. Coverage varies by stream.
- Practice that adapts
- Choose a topic, work on weaker areas and bookmark questions to revisit. Your attempts feed your progress tracking.
- AI doubt support
- Ask follow-up questions about a step or concept while practising, instead of stopping at the final answer.
Unlimited practice is available on eligible plans. Free practice and AI usage have limits; check the current plan allowances before choosing.
This page stays readable without an account. AI responses can be wrong; check them against the solution and source material.
More questions on Data Conversion Circuits
2026 Set 1 Q33In the linear regulator circuit shown, the base to emitter voltage of the BJT is…2026 Set 1 Q37In the circuit shown, the open loop gain of the operational amplifier is . What is the…2026 Set 1 Q45The digital circuit shown has 3 inputs (, , and ). The simplified logical expression for…2026 Set 1 Q46The MOSFET switches shown in the circuit are ideal. [figure] Which of the following is the correct…2026 Set 1 Q61Consider the circuit shown. Assume that the diode () is ideal. Given …