GATE EC 2014 Set 1 — Question 24
Go beyond PYQs with Success TrackerAI-powered personalised practice and doubt support. Unlimited practice on eligible plans; AI usage limits apply.MCQ+1 / -0.33MediumTransmission GateCombinational LogicDigital CircuitsCutoff, Triode & SaturationMOS Capacitor & MOSFETElectronic Devices
Digital Circuits → Combinational Logic → Cutoff, Triode & Saturation
Last updated
Question
In the following circuit employing pass transistor logic, all NMOS transistors are identical with a threshold voltage of . Ignoring the body-effect, the output voltages at , and are,
Correct answer
(C) 4 V, 4 V, 4 V
Solution
For an NMOS pass transistor with gate voltage and drain voltage , the source voltage is given by .
Given and for all transistors, .
Given and for all transistors, .
1.At node : Input , so .
2.At node : Input , so .
3.At node : Input , so .
Thus, the voltages are .Continue learning with Success Tracker
A step still unclear? Work through it with support
Use Success Tracker to ask about the reasoning, then try another GATE EC question to check your understanding.
AI-powered practice· Unlimited practice on eligible plans
- PYQs with solutions
- Attempt available previous-year questions, then compare your reasoning with the worked solution. Coverage varies by stream.
- Practice that adapts
- Choose a topic, work on weaker areas and bookmark questions to revisit. Your attempts feed your progress tracking.
- AI doubt support
- Ask follow-up questions about a step or concept while practising, instead of stopping at the final answer.
Unlimited practice is available on eligible plans. Free practice and AI usage have limits; check the current plan allowances before choosing.
This page stays readable without an account. AI responses can be wrong; check them against the solution and source material.
More questions on Combinational Logic
2026 Set 1 Q14Consider carrier transport in a Zener diode in the breakdown region. Which is the dominant…2026 Set 1 Q18Consider the circuit shown in the Figure with and . Assume…2026 Set 1 Q20In the circuit shown in the Figure, A and B are logic inputs and Y is the logic output. Which of…2026 Set 1 Q25Consider a p-n junction diode when it is forward biased with 2 V. Which of the following is/are the…2026 Set 1 Q27A binary ripple counter is designed to count to . Which of the following…