GATE EC 2014 Set 1 — Question 26
Go beyond PYQs with Success TrackerAI-powered personalised practice and doubt support. Unlimited practice on eligible plans; AI usage limits apply.NAT+1 / -0MediumRipple & Synchronous CountersSequential LogicDigital Circuits
Digital Circuits → Sequential Logic → Ripple & Synchronous Counters
Last updated
Question
Five JK flip-flops are cascaded to form the circuit shown in Figure. Clock pulses at a frequency of are applied as shown. The frequency (in ) of the waveform at is __________ .
Correct answer
62.4 to 62.6
Solution
The given circuit is a 5-bit asynchronous (ripple) counter. In a ripple counter, each flip-flop stage divides the frequency of its clock input by 2.
1.The input clock frequency is .
2.The first flip-flop (FF0) is clocked by the input signal, so its output has a frequency:
3.The second flip-flop (FF1) is clocked by , so its output has a frequency:
4.The third flip-flop (FF2) is clocked by , so its output has a frequency:
5.The fourth flip-flop (FF3) is clocked by , so its output has a frequency:
Therefore, the frequency of the waveform at is .Continue learning with Success Tracker
A step still unclear? Work through it with support
Use Success Tracker to ask about the reasoning, then try another GATE EC question to check your understanding.
AI-powered practice· Unlimited practice on eligible plans
- PYQs with solutions
- Attempt available previous-year questions, then compare your reasoning with the worked solution. Coverage varies by stream.
- Practice that adapts
- Choose a topic, work on weaker areas and bookmark questions to revisit. Your attempts feed your progress tracking.
- AI doubt support
- Ask follow-up questions about a step or concept while practising, instead of stopping at the final answer.
Unlimited practice is available on eligible plans. Free practice and AI usage have limits; check the current plan allowances before choosing.
This page stays readable without an account. AI responses can be wrong; check them against the solution and source material.
More questions on Sequential Logic
2026 Set 1 Q20In the circuit shown in the Figure, A and B are logic inputs and Y is the logic output. Which of…2026 Set 1 Q27A binary ripple counter is designed to count to . Which of the following…2026 Set 1 Q35The negative edge triggered JK flip-flop in the Figure has J and K inputs tied to Logic High and a…2026 Set 1 Q42The address of the first location of a 256 kilo byte (KB) memory is . Choose the correct…2026 Set 1 Q45What is the complement of ?