GATE EC 2020 Set 1 — Question 46
Go beyond PYQs with Success TrackerAI-powered personalised practice and doubt support. Unlimited practice on eligible plans; AI usage limits apply.MCQ+2 / -0.67HardSample & HoldData ConvertersDigital CircuitsMOSFET Structure & OperationMOS Capacitor & MOSFETElectronic Devices
Digital Circuits → Data Converters → MOSFET Structure & Operation
Last updated
Question
An enhancement MOSFET of threshold voltage is being used in the sample and hold circuit given below. Assume that the substrate of the MOS device is connected to . If the input voltage lies between , the minimum and the maximum values of required for proper sampling and holding respectively, are
Correct answer
(C) 13 V and -7 V
Solution
1.Sampling Phase (ON state): The MOSFET must be ON for all . This requires . The worst case is when . Thus, .
2.Holding Phase (OFF state): The MOSFET must be OFF for all . This requires . The worst case for turning OFF is when is at its minimum. Since can be , .
3.Therefore, the required values are for sampling and for holding.
Continue learning with Success Tracker
A step still unclear? Work through it with support
Use Success Tracker to ask about the reasoning, then try another GATE EC question to check your understanding.
AI-powered practice· Unlimited practice on eligible plans
- PYQs with solutions
- Attempt available previous-year questions, then compare your reasoning with the worked solution. Coverage varies by stream.
- Practice that adapts
- Choose a topic, work on weaker areas and bookmark questions to revisit. Your attempts feed your progress tracking.
- AI doubt support
- Ask follow-up questions about a step or concept while practising, instead of stopping at the final answer.
Unlimited practice is available on eligible plans. Free practice and AI usage have limits; check the current plan allowances before choosing.
This page stays readable without an account. AI responses can be wrong; check them against the solution and source material.
More questions on Data Converters
2026 Set 1 Q14Consider carrier transport in a Zener diode in the breakdown region. Which is the dominant…2026 Set 1 Q18Consider the circuit shown in the Figure with and . Assume…2026 Set 1 Q20In the circuit shown in the Figure, A and B are logic inputs and Y is the logic output. Which of…2026 Set 1 Q25Consider a p-n junction diode when it is forward biased with 2 V. Which of the following is/are the…2026 Set 1 Q27A binary ripple counter is designed to count to . Which of the following…