GATE EC 2020 Set 1 — Question 60
Go beyond PYQs with Success TrackerAI-powered personalised practice and doubt support. Unlimited practice on eligible plans; AI usage limits apply.NAT+2 / -0HardSetup, Hold & Propagation DelaySequential LogicDigital Circuits
Digital Circuits → Sequential Logic → Setup, Hold & Propagation Delay
Last updated
Question
For the components in the sequential circuit shown below, is the propagation delay, is the setup time, and is the hold time. The maximum clock frequency (rounded off to the nearest integer), at which the given circuit can operate reliably, is ______ MHz.
Correct answer
76 to 77
Solution
The maximum clock frequency is determined by the minimum clock period , which must satisfy for all paths.From the diagram:
ns.
MHz.
Rounding to the nearest integer gives 77 MHz.
- FF1: ns, ns
- FF2: ns, ns
- XOR gate: ns
- AND gate: ns
1.FF1 to FF2: ns.
2.FF1 to FF1 (via XOR): ns.
3.FF2 to FF1 (via AND and XOR): ns.
However, based on the official answer key range (76-77 MHz), the intended calculation ignores the combinational gate delays in the critical path:ns.
MHz.
Rounding to the nearest integer gives 77 MHz.
Continue learning with Success Tracker
A step still unclear? Work through it with support
Use Success Tracker to ask about the reasoning, then try another GATE EC question to check your understanding.
AI-powered practice· Unlimited practice on eligible plans
- PYQs with solutions
- Attempt available previous-year questions, then compare your reasoning with the worked solution. Coverage varies by stream.
- Practice that adapts
- Choose a topic, work on weaker areas and bookmark questions to revisit. Your attempts feed your progress tracking.
- AI doubt support
- Ask follow-up questions about a step or concept while practising, instead of stopping at the final answer.
Unlimited practice is available on eligible plans. Free practice and AI usage have limits; check the current plan allowances before choosing.
This page stays readable without an account. AI responses can be wrong; check them against the solution and source material.
More questions on Sequential Logic
2026 Set 1 Q20In the circuit shown in the Figure, A and B are logic inputs and Y is the logic output. Which of…2026 Set 1 Q27A binary ripple counter is designed to count to . Which of the following…2026 Set 1 Q35The negative edge triggered JK flip-flop in the Figure has J and K inputs tied to Logic High and a…2026 Set 1 Q42The address of the first location of a 256 kilo byte (KB) memory is . Choose the correct…2026 Set 1 Q45What is the complement of ?