GATE EC 2025 Set 1 — Question 44
Go beyond PYQs with Success TrackerAI-powered personalised practice and doubt support. Unlimited practice on eligible plans; AI usage limits apply.MCQ+2 / -0.67MediumResolution & Quantization ErrorData ConvertersDigital CircuitsSampling, Quantization & EncodingSource Coding & Baseband TransmissionCommunications
Communications → Data Converters → Resolution & Quantization Error
Last updated
Question
A 10-bit analog-to-digital converter (ADC) has a sampling frequency of 1 MHz and a full scale voltage of 3.3 V.
For an input sinusoidal signal with frequency 500 kHz, the maximum SNR (in dB, rounded off to two decimal places) and the data rate (in Mbps) at the output of the ADC are ________, respectively.
For an input sinusoidal signal with frequency 500 kHz, the maximum SNR (in dB, rounded off to two decimal places) and the data rate (in Mbps) at the output of the ADC are ________, respectively.
Correct answer
(A) 61.96 and 10
Solution
1.Calculate Maximum SNR (Signal-to-Noise Ratio):
For an ideal N-bit ADC, the maximum SNR is given by the formula:Given bits.
.
2.Calculate Data Rate:
The data rate at the output of the ADC is given by:Given bits and .
.Therefore, the maximum SNR is 61.96 dB and the data rate is 10 Mbps.The final answer is
Continue learning with Success Tracker
A step still unclear? Work through it with support
Use Success Tracker to ask about the reasoning, then try another GATE EC question to check your understanding.
AI-powered practice· Unlimited practice on eligible plans
- PYQs with solutions
- Attempt available previous-year questions, then compare your reasoning with the worked solution. Coverage varies by stream.
- Practice that adapts
- Choose a topic, work on weaker areas and bookmark questions to revisit. Your attempts feed your progress tracking.
- AI doubt support
- Ask follow-up questions about a step or concept while practising, instead of stopping at the final answer.
Unlimited practice is available on eligible plans. Free practice and AI usage have limits; check the current plan allowances before choosing.
This page stays readable without an account. AI responses can be wrong; check them against the solution and source material.
More questions on Data Converters
2026 Set 1 Q20In the circuit shown in the Figure, A and B are logic inputs and Y is the logic output. Which of…2026 Set 1 Q22Consider a discrete memoryless source with an alphabet of four source symbols. is a…2026 Set 1 Q27A binary ripple counter is designed to count to . Which of the following…2026 Set 1 Q32A wireless digital transmission scheme is using -QAM over an additive white Gaussian noise…2026 Set 1 Q35The negative edge triggered JK flip-flop in the Figure has J and K inputs tied to Logic High and a…