GATE EE 2024 Set 1 — Question 25
Go beyond PYQs with Success TrackerAI-powered personalised practice and doubt support. Unlimited practice on eligible plans; AI usage limits apply.MCQ+1 / -0.33EasyLatches, Flip-Flops & CountersDigital Logic CircuitsAnalog & Digital Electronics
Analog & Digital Electronics → Digital Logic Circuits → Latches, Flip-Flops & Counters
Last updated
Question
In the circuit, the present value of is 1. Neglecting the delay in the combinatorial circuit, the values of and , respectively, after the application of the clock will be![A logic circuit diagram showing a combinatorial circuit block and a D flip-flop. The combinatorial circuit has inputs , , and a feedback input . Its output is . This output is connected to the input of a D flip-flop. The output of the flip-flop is .]
Correct answer
(C) S = 1, Z = 0
Solution
1.Analyze the Combinatorial Circuit: The output is defined by the XOR operation of its inputs: .
2.Initial State: We are given , , and the present value of .
3.Calculate Initial : Before the clock edge, the value of is:
4.Flip-Flop Input: The input to the D flip-flop is . Therefore, just before the clock edge.
5.Clock Application: On the application of the clock edge, the D flip-flop captures its input and updates its output . Thus, the new value of becomes:
6.Update : Since the delay in the combinatorial circuit is neglected, updates immediately based on the new value of :
7.Conclusion: After the clock application, the values are and . This matches option (C).
Continue learning with Success Tracker
A step still unclear? Work through it with support
Use Success Tracker to ask about the reasoning, then try another GATE EE question to check your understanding.
AI-powered practice· Unlimited practice on eligible plans
- PYQs with solutions
- Attempt available previous-year questions, then compare your reasoning with the worked solution. Coverage varies by stream.
- Practice that adapts
- Choose a topic, work on weaker areas and bookmark questions to revisit. Your attempts feed your progress tracking.
- AI doubt support
- Ask follow-up questions about a step or concept while practising, instead of stopping at the final answer.
Unlimited practice is available on eligible plans. Free practice and AI usage have limits; check the current plan allowances before choosing.
This page stays readable without an account. AI responses can be wrong; check them against the solution and source material.
More questions on Digital Logic Circuits
2026 Set 1 Q33In the linear regulator circuit shown, the base to emitter voltage of the BJT is…2026 Set 1 Q37In the circuit shown, the open loop gain of the operational amplifier is . What is the…2026 Set 1 Q45The digital circuit shown has 3 inputs (, , and ). The simplified logical expression for…2026 Set 1 Q46The MOSFET switches shown in the circuit are ideal. [figure] Which of the following is the correct…2026 Set 1 Q61Consider the circuit shown. Assume that the diode () is ideal. Given …