GATE EC 2014 Set 4 — Question 25
Go beyond PYQs with Success TrackerAI-powered personalised practice and doubt support. Unlimited practice on eligible plans; AI usage limits apply.MCQ+1 / -0.33EasyBoolean Algebra & IdentitiesCombinational LogicDigital Circuits
Digital Circuits → Combinational Logic → Boolean Algebra & Identities
Last updated
Question
In the circuit shown in the figure, if , the expression for is
Correct answer
(A) Y = A B + A B
Solution
Given , the output of the inverter is .
1.The output of the first AND gate with inputs and is .
2.The output of the OR gate with inputs and is .
3.The output of the second AND gate (with inputs and ) is .
4.The final gate is an AND gate with an inverted top input. Its inputs are (which gets inverted) and .
Thus, the expression for is:Using De Morgan's Law:Since and , we have:This is the Boolean expression for an XOR gate.Continue learning with Success Tracker
A step still unclear? Work through it with support
Use Success Tracker to ask about the reasoning, then try another GATE EC question to check your understanding.
AI-powered practice· Unlimited practice on eligible plans
- PYQs with solutions
- Attempt available previous-year questions, then compare your reasoning with the worked solution. Coverage varies by stream.
- Practice that adapts
- Choose a topic, work on weaker areas and bookmark questions to revisit. Your attempts feed your progress tracking.
- AI doubt support
- Ask follow-up questions about a step or concept while practising, instead of stopping at the final answer.
Unlimited practice is available on eligible plans. Free practice and AI usage have limits; check the current plan allowances before choosing.
This page stays readable without an account. AI responses can be wrong; check them against the solution and source material.
More questions on Combinational Logic
2026 Set 1 Q20In the circuit shown in the Figure, A and B are logic inputs and Y is the logic output. Which of…2026 Set 1 Q27A binary ripple counter is designed to count to . Which of the following…2026 Set 1 Q35The negative edge triggered JK flip-flop in the Figure has J and K inputs tied to Logic High and a…2026 Set 1 Q42The address of the first location of a 256 kilo byte (KB) memory is . Choose the correct…2026 Set 1 Q45What is the complement of ?