GATE EC 2015 Set 3 — Question 48
Go beyond PYQs with Success TrackerAI-powered personalised practice and doubt support. Unlimited practice on eligible plans; AI usage limits apply.MCQ+2 / -0.67MediumSR & D LatchesSequential LogicDigital Circuits
Digital Circuits → Sequential Logic → SR & D Latches
Last updated
Question
An SR latch is implemented using TTL gates as shown in the figure. The set and reset pulse inputs are provided using the push-button switches. It is observed that the circuit fails to work as desired. The SR latch can be made functional by changing

Correct answer
(D) 5 V to ground
Solution
In the given circuit, the push buttons are connected to 5V. In TTL logic, an open input typically floats HIGH.
1.When the button is open, the input to the inverter is HIGH, so the inverter output is LOW.
2.When the button is pressed, the input to the inverter is connected to 5V (HIGH), so the inverter output remains LOW.
Because the logic level at the inverter input never changes from HIGH, the latch inputs stay at 0, and the latch cannot be set or reset.By changing the 5 V supply to Ground:1.When the button is open, the input floats HIGH (TTL characteristic), and the inverter output is LOW.
2.When the button is pressed, the input is pulled to Ground (LOW), and the inverter output becomes HIGH.
This allows the NOR-based SR latch to receive active-high pulses for Set and Reset operations, making it functional.Continue learning with Success Tracker
A step still unclear? Work through it with support
Use Success Tracker to ask about the reasoning, then try another GATE EC question to check your understanding.
AI-powered practice· Unlimited practice on eligible plans
- PYQs with solutions
- Attempt available previous-year questions, then compare your reasoning with the worked solution. Coverage varies by stream.
- Practice that adapts
- Choose a topic, work on weaker areas and bookmark questions to revisit. Your attempts feed your progress tracking.
- AI doubt support
- Ask follow-up questions about a step or concept while practising, instead of stopping at the final answer.
Unlimited practice is available on eligible plans. Free practice and AI usage have limits; check the current plan allowances before choosing.
This page stays readable without an account. AI responses can be wrong; check them against the solution and source material.
More questions on Sequential Logic
2026 Set 1 Q20In the circuit shown in the Figure, A and B are logic inputs and Y is the logic output. Which of…2026 Set 1 Q27A binary ripple counter is designed to count to . Which of the following…2026 Set 1 Q35The negative edge triggered JK flip-flop in the Figure has J and K inputs tied to Logic High and a…2026 Set 1 Q42The address of the first location of a 256 kilo byte (KB) memory is . Choose the correct…2026 Set 1 Q45What is the complement of ?