GATE EC 2022 Set 1 — Question 43

Go beyond PYQs with Success TrackerAI-powered personalised practice and doubt support. Unlimited practice on eligible plans; AI usage limits apply.
MCQ+2 / -0.67MediumRipple & Synchronous CountersSequential LogicDigital CircuitsSR, D, JK & T Flip-Flops

Digital Circuits → Sequential Logic → Ripple & Synchronous Counters

Last updated

Question

For the circuit shown, the clock frequency is f0f_0 and the duty cycle is 25%. For the signal at the Q output of the Flip-Flop, _______.
A circuit diagram consisting of a 2-bit binary counter and a JK flip-flop. The clock signal is connected to both the counter and the flip-flop. The LSB output of the counter is connected to the K input of the flip-flop, and the MSB output of the counter is connected to the J input of the flip-flop.
Your answer

Choose one option, then check your answer.

The solution stays hidden until you check.

Continue learning with Success Tracker

A step still unclear? Work through it with support

Use Success Tracker to ask about the reasoning, then try another GATE EC question to check your understanding.

AI-powered practice· Unlimited practice on eligible plans
PYQs with solutions
Attempt available previous-year questions, then compare your reasoning with the worked solution. Coverage varies by stream.
Practice that adapts
Choose a topic, work on weaker areas and bookmark questions to revisit. Your attempts feed your progress tracking.
AI doubt support
Ask follow-up questions about a step or concept while practising, instead of stopping at the final answer.

Unlimited practice is available on eligible plans. Free practice and AI usage have limits; check the current plan allowances before choosing.

This page stays readable without an account. AI responses can be wrong; check them against the solution and source material.

More questions on Sequential Logic