GATE EC 2022 Set 1 — Question 58
Go beyond PYQs with Success TrackerAI-powered personalised practice and doubt support. Unlimited practice on eligible plans; AI usage limits apply.NAT+2 / -0MediumIdeal & Non-Ideal Op-AmpOp-Amp CircuitsAnalog CircuitsDAC (Weighted, R-2R)Data ConvertersDigital Circuits
Analog Circuits → Data Converters → DAC (Weighted, R-2R)
Last updated
Question
Consider the circuit shown with an ideal OPAMP, where . The R-2R ladder feeds the inverting input through a resistor, the non-inverting input is grounded, and the feedback resistor between the output and the inverting input is . The output voltage is __________V (rounded off to two decimal places).
Correct answer
-0.55 to -0.45
Solution
The non-inverting input is grounded, so the inverting input is a virtual ground.Reduce the ladder from the left using Thevenin equivalents (each stage: two arms at a node give with the average of their voltages):
- Node 1: to ground and to V V, .
- Add series (total ), node 2 has to ground V, .
- Add series , node 3 has to V V, .
- Add series : a V source behind drives node 4.
Continue learning with Success Tracker
A step still unclear? Work through it with support
Use Success Tracker to ask about the reasoning, then try another GATE EC question to check your understanding.
AI-powered practice· Unlimited practice on eligible plans
- PYQs with solutions
- Attempt available previous-year questions, then compare your reasoning with the worked solution. Coverage varies by stream.
- Practice that adapts
- Choose a topic, work on weaker areas and bookmark questions to revisit. Your attempts feed your progress tracking.
- AI doubt support
- Ask follow-up questions about a step or concept while practising, instead of stopping at the final answer.
Unlimited practice is available on eligible plans. Free practice and AI usage have limits; check the current plan allowances before choosing.
This page stays readable without an account. AI responses can be wrong; check them against the solution and source material.
More questions on Data Converters
2026 Set 1 Q17The ideal OP-AMP circuit shown in the Figure produces output voltage when the Switch, S,…2026 Set 1 Q18Consider the circuit shown in the Figure with and . Assume…2026 Set 1 Q20In the circuit shown in the Figure, A and B are logic inputs and Y is the logic output. Which of…2026 Set 1 Q27A binary ripple counter is designed to count to . Which of the following…2026 Set 1 Q35The negative edge triggered JK flip-flop in the Figure has J and K inputs tied to Logic High and a…