GATE EC Analog Circuits Previous Year Questions

60 solved GATE EC questions on Analog Circuits, drawn from 10 exam years and grouped by year. Every question shows the official answer and a step-by-step solution.

Want to practise this topic and ask follow-up questions? Explore Success Tracker.

Revision companion

Analog Circuits: validate the operating region before the gain

These selected foundations connect device models, amplifier bias, and feedback. Separate DC bias from incremental signals before calculating gain. The original examples are symbolic DC problems with rail-limited ideal op-amps, not electrical construction guidance.

Our study notes and original examples support the PYQs below; they are not official exam questions or a replacement for the current syllabus.

Before you start

  • Kirchhoff's laws, resistor ratios, voltage dividers, and signed node equations.
  • Basic diode, BJT, and MOSFET operating regions and linearization about a bias point.

Concepts to revise before solving

Diode circuits and model consistency

Choose an ideal, constant-drop, or exponential model. An ideal conducting diode has zero voltage and nonnegative anode-to-cathode current; an off diode has zero current and nonpositive anode-to-cathode voltage. Solve the assumed state, then verify its inequalities without mixing models.

Check yourself: Does the computed diode voltage or current support the assumed state?

BJT and MOSFET amplifiers

Verify DC bias and operating region before linearization. Small-signal gain relates increments, not total voltages. For incremental analysis, constant independent voltage sources become shorts and constant independent current sources become opens; dependent sources remain. Frequency-dependent impedances require a stated AC regime.

Check yourself: Could the predicted signal excursion leave the region used for linearization?

Current mirrors and differential amplifiers

Mirror ratios depend on device matching, geometry, and operating region; insufficient output voltage can invalidate them. A differential pair responds to input-voltage differences around its bias point. Common-mode shifts move both inputs together and can change device operating regions.

Check yourself: Are the mirror output and pair inputs within the model's allowed voltage range?

Ideal op-amp circuits and rail limits

Ideal input currents vanish. Equality v+ = v− requires stable negative feedback and unsaturated operation. Solve under that equality, then compare the output with specified rails. During saturation, use the rail voltage and recompute input nodes; equality can fail.

Check yourself: Is the proposed linear output strictly between the stated rails?

Feedback and oscillator conditions

With forward gain A, feedback factor β, and error e = input − β output, linear closed-loop gain is A/(1 + Aβ). Frequency-dependent phase affects stability. For oscillation, the signed round-trip gain must reach unity at a candidate frequency; this alone guarantees neither startup nor stable amplitude.

Check yourself: Did you establish the feedback sign before applying a closed-loop formula?

Mistakes to avoid

Treating the two op-amp inputs as a physical short.
Their voltages can match in linear feedback while their input currents remain zero.
Applying small-signal gain directly to the DC supply voltage.
Compute the bias first, then apply incremental gain only to a sufficiently small perturbation.
Keeping virtual-ground equality after output saturation.
Fix the output at the appropriate rail and solve the resistor-node equation again.

Original teaching example · not a PYQ

Work through the reasoning

Original mini-example: an ideal non-inverting op-amp has v+ = 0.8 V DC, 10 kΩ from v− to zero reference, and 30 kΩ from output to v−. Assume stable negative feedback, ±5 V output limits, unlimited common-mode range and output current. Find output and feedback current.

  1. Assume linear operation: v− = v+ = 0.8 V and both input currents vanish.
  2. Current toward reference zero is 0.8/10 = 0.08 mA. Zero input current makes the feedback current identical.
  3. The output is 0.8 + 0.08 × 30 = 3.2 V.
  4. Since −5 < 3.2 < 5 V, linear operation is consistent. These DC values are not phasor amplitudes.

Output = 3.2 V; feedback current = 80 μA from output toward v−.

Try it before reading the answer

Separately, an ideal inverting op-amp has v+ = 0, input 1.5 V through 10 kΩ, and 40 kΩ feedback. Assume a static hard-clamped output at ±5 V, otherwise ideal behavior and negative feedback. Find the output and v−.

Show answer and reasoning

Output = −5 V and v− = 0.2 V; virtual ground is invalid.

Linear gain demands −6 V, beyond the lower rail. At output −5 V, KCL gives (v− − 1.5)/10 + (v− + 5)/40 = 0, so v− = 0.2 V. Negative differential input confirms lower-rail saturation.

Go deeper with free learning resources

Supplemental reading, not an official GATE reading list or an endorsement of these notes.

Apply this to the previous-year questions

Previous-year questions by year

This page shows 60 recent questions from the released archive, newest first. For older questions and complete papers, browse all GATE EC papers. Questions can carry more than one subject tag; counts are not marks weightage.

GATE EC 20267 questions

  1. Set 1 Q17The ideal OP-AMP circuit shown in the Figure produces output voltage Vo=xV_o = x when the Switch, S, is open. Which of the options represents the output voltage…MCQ · +1 marks · Easy
  2. Set 1 Q18Consider the circuit shown in the Figure with Vi=3 VV_i = 3\text{ V} and VCC=12 VV_{CC} = 12\text{ V}. Assume VBE=0.7 VV_{BE} = 0.7\text{ V} and βdc=99\beta_{dc} = 99 for the BJT.…MCQ · +1 marks · Medium
  3. Set 1 Q50A small signal source, Vi(t)=Acos(105t)+Bsin(107t)V_i(t) = A \cos(10^5 t) + B \sin(10^7 t) is applied to a BJT circuit as shown in the Figure. Assume zero source resistance,…MCQ · +2 marks · Hard
  4. Set 1 Q53A circuit using an ideal OP-AMP is shown in the Figure. Which of the following options gives the correct value of the current IxI_x? [figure]MCQ · +2 marks · Medium
  5. Set 1 Q60An nn-channel MOSFET is connected as shown in the Figure. Assume VTH=1 VV_{TH} = 1\text{ V}, VDD=5 VV_{DD} = 5\text{ V}, and…NAT · +2 marks · Medium
  6. Set 1 Q62Consider an ideal OP-AMP circuit as shown in the Figure. The resistances R1=R2=R3=R4=50 kΩR_1 = R_2 = R_3 = R_4 = 50\text{ k}\Omega. The magnitude of the closed loop gain is…NAT · +2 marks · Medium
  7. Set 1 Q65Consider the ideal diodes D1D_1 and D2D_2 as shown in the Figure with cut-in voltage Vγ=0V_\gamma = 0 Volt and vi(t)v_i(t) is in Volt. The maximum voltage (Volt) of…NAT · +2 marks · Medium

GATE EC 20259 questions

  1. Set 1 Q21A simplified small-signal equivalent circuit of a BJT-based amplifier is given below. The small-signal voltage gain vo/vsv_o/v_s (in V/V) is ___________. [figure]MCQ · +1 marks · Easy
  2. Set 1 Q22The ideal BJT in the circuit given below is biased in the active region with a β\beta of 100. If IBI_B is 10 μA10\ \mu\text{A}, then VCEV_{CE} (in Volts, rounded…MCQ · +1 marks · Medium
  3. Set 1 Q29Which of the following statements is/are TRUE with respect to an ideal opamp?MSQ · +1 marks · Easy
  4. Set 1 Q30Which of the following statements is/are TRUE with respect to ideal MOSFET-based DC-coupled single-stage amplifiers having finite load resistors?MSQ · +1 marks · Medium
  5. Set 1 Q34All the components in the bandpass filter given below are ideal. The lower 3-3 dB frequency of the filter is 11 MHz. The upper 3-3 dB frequency (in MHz,…NAT · +1 marks · Medium
  6. Set 1 Q43The identical MOSFETs M1M_1 and M2M_2 in the circuit given below are ideal and biased in the saturation region. M1M_1 and M2M_2 have a transconductance gmg_mMCQ · +2 marks · Medium
  7. Set 1 Q47In the circuit shown, the identical transistors Q1Q_1 and Q2Q_2 are biased in the active region with β=120\beta = 120. The Zener diode is in the breakdown region…MCQ · +2 marks · Medium
  8. Set 1 Q57All the diodes in the circuit given below are ideal. Which of the following plots is/are correct when VIV_I (in Volts) is swept from M-M to MM ? [figure]MSQ · +2 marks · Medium
  9. Set 1 Q61The diode in the circuit shown below is ideal. The input voltage (in Volts) is given by VI=10sin100πtV_I = 10 \sin 100\pi t, where time tt is in seconds. The time…NAT · +2 marks · Medium

GATE EC 20244 questions

  1. Set 1 Q17In the circuit below, assume that the long channel NMOS transistor is biased in saturation. The small signal trans-conductance of the transistor is gmg_m.…MCQ · +1 marks · Medium
  2. Set 1 Q18For the closed loop amplifier circuit shown below, the magnitude of open loop low frequency small signal voltage gain is 40. All the transistors are biased in…MCQ · +1 marks · Medium
  3. Set 1 Q23In the circuit shown, the n:1n:1 step-down transformer and the diodes are ideal. The diodes have no voltage drop in forward biased condition. If the input…MCQ · +1 marks · Medium
  4. Set 1 Q49The opamps in the circuit shown are ideal, but have saturation voltages of ±10 V\pm 10\text{ V}. [figure] Assume that the initial inductor current is…MCQ · +2 marks · Hard

GATE EC 20235 questions

  1. Set 1 Q21In the circuit shown below, V1V_1 and V2V_2 are bias voltages. Based on input and output impedances, the circuit behaves as a [figure]MCQ · +1 marks · Medium
  2. Set 1 Q22A cascade of common-source amplifiers in a unity gain feedback configuration oscillates whenMCQ · +1 marks · Medium
  3. Set 1 Q39The VOUTVIN\frac{V_{OUT}}{V_{IN}} of the circuit shown below isMCQ · +2 marks · Medium
  4. Set 1 Q40In the circuit shown below, D1D_1 and D2D_2 are silicon diodes with cut-in voltage of 0.7 V0.7\text{ V}. VINV_{IN} and VOUTV_{OUT} are input and output voltages in…MCQ · +2 marks · Medium
  5. Set 1 Q64In the circuit below, the voltage VLV_L is ____________ V (rounded off to two decimal places). [figure]NAT · +2 marks · Medium

GATE EC 20225 questions

  1. Set 1 Q26An ideal OPAMP circuit with a sinusoidal input is shown in the figure. The 3 dB frequency is the frequency at which the magnitude of the voltage gain decreases…MSQ · +1 marks · Medium
  2. Set 1 Q41For the following circuit with an ideal OPAMP, the difference between the maximum and the minimum values of the capacitor voltage (VcV_c) is __________.…MCQ · +2 marks · Hard
  3. Set 1 Q42A circuit with an ideal OPAMP is shown. The Bode plot for the magnitude (in dB) of the gain transfer function (…MCQ · +2 marks · Medium
  4. Set 1 Q58Consider the circuit shown with an ideal OPAMP. The output voltage VoV_o is __________V (rounded off to two decimal places). [figure]NAT · +2 marks · Medium
  5. Set 1 Q59Consider the circuit shown with an ideal long channel nMOSFET (enhancement-mode, substrate is connected to the source). The transistor is appropriately biased…NAT · +2 marks · Medium

GATE EC 20217 questions

  1. Set 1 Q18In the circuit shown in the figure, the transistors M1M_1 and M2M_2 are operating in saturation. The channel length modulation coefficients of both the…MCQ · +1 marks · Medium
  2. Set 1 Q19For the circuit with an ideal OPAMP shown in the figure, VREFV_{REF} is fixed. If VOUT=1V_{OUT} = 1 volt for VIN=0.1V_{IN} = 0.1 volt and VOUT=6V_{OUT} = 6 volt for…MCQ · +1 marks · Medium
  3. Set 1 Q20Consider the circuit with an ideal OPAMP shown in the figure. [figure] Assuming VINVCC|V_{IN}| \ll |V_{CC}| and VREFVCC|V_{REF}| \ll |V_{CC}|, the condition at which…MCQ · +1 marks · Easy
  4. Set 1 Q29Consider the circuit shown in the figure. [figure] The value of V0V_0 (rounded off to one decimal place) is ________ V.NAT · +1 marks · Medium
  5. Set 1 Q53An asymmetrical periodic pulse train vinv_{in} of 10 V10\text{ V} amplitude with on-time TON=1 msT_{ON} = 1\text{ ms} and **off-time**…NAT · +2 marks · Medium
  6. Set 1 Q54For the transistor M1M_1 in the circuit shown in the figure, μnCox=100 μA/V2\mu_n C_{ox} = 100\text{ }\mu\text{A/V}^2 and (W/L)=10(W/L) = 10, where μn\mu_n is the mobility of…NAT · +2 marks · Medium
  7. Set 1 Q55A circuit with an ideal OPAMP is shown in the figure. A pulse VINV_{IN} of 20 ms20\text{ ms} duration is applied to the input. The capacitors are **initially…NAT · +2 marks · Medium

GATE EC 20207 questions

  1. Set 1 Q18The components in the circuit shown below are ideal. If the op-amp is in positive feedback and the input voltage ViV_i is a sine wave of amplitude 1 V, the…MCQ · +1 marks · Medium
  2. Set 1 Q27In the circuit shown below, all the components are ideal and the input voltage is sinusoidal. The magnitude of the steady-state output VoV_o (**rounded off to…NAT · +1 marks · Medium
  3. Set 1 Q28In the circuit shown below, all the components are ideal. If ViV_i is +2+2 V, the current IoI_o sourced by the op-amp is ______ mA. [figure]NAT · +1 marks · Medium
  4. Set 1 Q45For the BJT in the amplifier shown below, VBE=0.7 VV_{BE} = 0.7\text{ V}, kT/q=26 mVkT/q = 26\text{ mV}. Assume that BJT output resistance (ror_o) is very high and the base…MCQ · +2 marks · Medium
  5. Set 1 Q47Using the incremental low frequency small-signal model of the MOS device, the Norton equivalent resistance of the following circuit is [figure]MCQ · +2 marks · Medium
  6. Set 1 Q51The components in the circuit given below are ideal. If R=2 kΩR = 2\text{ k}\Omega and C=1 μFC = 1\text{ }\mu\text{F}, the 3 dB-3\text{ dB} cut-off frequency of the…MCQ · +2 marks · Medium
  7. Set 1 Q54In the voltage regulator shown below, VIV_I is the unregulated input at 1515 V. Assume VBE=0.7V_{BE} = 0.7 V and the base current is negligible for both the BJTs.…NAT · +2 marks · Medium

GATE EC 20195 questions

  1. Set 1 Q34In the circuit shown, VsV_s is a square wave of period TT with maximum and minimum values of 88 V and 10-10 V, respectively. Assume that the diode is ideal…NAT · +1 marks · Medium
  2. Set 1 Q48In the circuit shown, the breakdown voltage and the maximum current of the Zener diode are 20 V20\text{ V} and 60 mA60\text{ mA}, respectively. The values of R1R_1MCQ · +2 marks · Medium
  3. Set 1 Q62In the circuit shown, VsV_s is a 10 V square wave of period, T=4T = 4 ms with R=500 ΩR = 500\ \Omega and C=10 μFC = 10\ \mu\text{F}. The capacitor is initially uncharged…NAT · +2 marks · Hard
  4. Set 1 Q64In the circuit shown, the threshold voltages of the pMOS (Vtp|V_{tp}|) and nMOS (VtnV_{tn}) transistors are both equal to 1 V1\text{ V}. All the transistors have…NAT · +2 marks · Hard
  5. Set 1 Q65In the circuit shown, V1=0V_1 = 0 and V2=VddV_2 = V_{dd}. The other relevant parameters are mentioned in the figure. Ignoring the effect of channel length modulation…NAT · +2 marks · Hard

GATE EC 20186 questions

  1. Set 1 Q11Two identical nMOS transistors M1M_1 and M2M_2 are connected as shown below. The circuit is used as an amplifier with the input connected between G and S…MCQ · +1 marks · Medium
  2. Set 1 Q12In the circuit shown below, the op-amp is ideal and Zener voltage of the diode is 2.5 volts. At the input, unit step voltage is applied, i.e.…MCQ · +1 marks · Hard
  3. Set 1 Q13A good transimpedance amplifier hasMCQ · +1 marks · Easy
  4. Set 1 Q36The circuit shown in the figure is used to provide regulated voltage (5 V) across the 1kΩ1\text{k}\Omega resistor. Assume that the Zener diode has a constant…MCQ · +2 marks · Medium
  5. Set 1 Q48An op-amp based circuit is implemented as shown below. [figure] In the above circuit, assume the op-amp to be ideal. The voltage (in volts, correct to one…NAT · +2 marks · Medium
  6. Set 1 Q53In the circuit shown below, the (W/L)(W/L) value for M2M_2 is twice that for M1M_1. The two nMOS transistors are otherwise identical. The threshold voltage VTV_TNAT · +2 marks · Hard

GATE EC 20175 questions

  1. Set 1 Q12For the operational amplifier circuit shown, the output saturation voltages are ±15 V\pm 15 \text{ V}. The upper and lower threshold voltages for the circuit are,…MCQ · +1 marks · Medium
  2. Set 1 Q13A good transconductance amplifier should haveMCQ · +1 marks · Easy
  3. Set 1 Q14The Miller effect in the context of a Common Emitter amplifier explainsMCQ · +1 marks · Easy
  4. Set 1 Q40For the circuit shown, assume that the NMOS transistor is in saturation. Its threshold voltage Vtn=1 VV_{tn} = 1 \text{ V} and its transconductance parameter…NAT · +2 marks · Medium
  5. Set 1 Q41For the DC analysis of the Common-Emitter amplifier shown, neglect the base current and assume that the emitter and collector currents are equal. Given that…NAT · +2 marks · Medium

Other GATE EC topics

Continue learning with Success Tracker

Keep working on Analog Circuits

Reading a solution is a useful start. In Success Tracker, you can attempt questions yourself, review mistakes and return to the topics that need another pass.

AI-powered practice· Unlimited practice on eligible plans
PYQs with solutions
Attempt available previous-year questions, then compare your reasoning with the worked solution. Coverage varies by stream.
Practice that adapts
Choose a topic, work on weaker areas and bookmark questions to revisit. Your attempts feed your progress tracking.
AI doubt support
Ask follow-up questions about a step or concept while practising, instead of stopping at the final answer.

Unlimited practice is available on eligible plans. Free practice and AI usage have limits; check the current plan allowances before choosing.

This page stays readable without an account. AI responses can be wrong; check them against the solution and source material.