GATE EC 2024 Set 1 — Question 41
Go beyond PYQs with Success TrackerAI-powered personalised practice and doubt support. Unlimited practice on eligible plans; AI usage limits apply.MCQ+2 / -0.67MediumMUX, DEMUX, Decoders & EncodersCombinational LogicDigital Circuits
Digital Circuits → Combinational Logic → MUX, DEMUX, Decoders & Encoders
Last updated
Question
The propagation delay of the MUX shown in the circuit is . Consider the propagation delay of the inverter as .
If is set to then the output is _______.
Correct answer
(B) a square wave of frequency 50 MHz
Solution
Read the figure. The MUX output is fed back directly to data input , and through the inverter to data input :With the MUX passes input , so after one MUX delayThe output therefore inverts itself every ns (the inverter delay is ). One full cycle () takes ns, so is a square wave of frequency(For comparison, with the output would simply hold its value, .)
- (A) MHz would need a period of ns, i.e. a full cycle per MUX delay.
- (C), (D): the output is not constant because of the inverting feedback through input .
Continue learning with Success Tracker
A step still unclear? Work through it with support
Use Success Tracker to ask about the reasoning, then try another GATE EC question to check your understanding.
AI-powered practice· Unlimited practice on eligible plans
- PYQs with solutions
- Attempt available previous-year questions, then compare your reasoning with the worked solution. Coverage varies by stream.
- Practice that adapts
- Choose a topic, work on weaker areas and bookmark questions to revisit. Your attempts feed your progress tracking.
- AI doubt support
- Ask follow-up questions about a step or concept while practising, instead of stopping at the final answer.
Unlimited practice is available on eligible plans. Free practice and AI usage have limits; check the current plan allowances before choosing.
This page stays readable without an account. AI responses can be wrong; check them against the solution and source material.
More questions on Combinational Logic
2026 Set 1 Q20In the circuit shown in the Figure, A and B are logic inputs and Y is the logic output. Which of…2026 Set 1 Q27A binary ripple counter is designed to count to . Which of the following…2026 Set 1 Q35The negative edge triggered JK flip-flop in the Figure has J and K inputs tied to Logic High and a…2026 Set 1 Q42The address of the first location of a 256 kilo byte (KB) memory is . Choose the correct…2026 Set 1 Q45What is the complement of ?