GATE CS 2015 Set 2 — Question 19
Go beyond PYQs with Success TrackerAI-powered personalised practice and doubt support. Unlimited practice on eligible plans; AI usage limits apply.NAT+1 / -0MediumTLB & EATMemory ManagementOperating SystemSet-Associative CacheMemory Hierarchy & CacheComputer Organization & Architecture
Computer Organization & Architecture → Memory Hierarchy & Cache → Set-Associative Cache
Last updated
Question
A computer system implements a 40-bit virtual address, page size of 8 kilobytes, and a 128-entry translation look-aside buffer (TLB) organized into 32 sets each having four ways. Assume that the TLB tag does not store any process id. The minimum length of the TLB tag in bits is ________.
Correct answer
22 to 22
Solution
To find the length of the TLB tag, we first determine the components of the virtual address:
1.Virtual Address Space: 40 bits.
2.Page Size: 8 KB = bytes. This means the Page Offset is 13 bits.
3.Virtual Page Number (VPN): Total Virtual Address bits - Page Offset bits = bits.
4.TLB Organization:
- Total entries = 128
- Associativity = 4-way set associative
- Number of sets =
- Therefore, the TLB Index requires 5 bits.
Continue learning with Success Tracker
A step still unclear? Work through it with support
Use Success Tracker to ask about the reasoning, then try another GATE CS question to check your understanding.
AI-powered practice· Unlimited practice on eligible plans
- PYQs with solutions
- Attempt available previous-year questions, then compare your reasoning with the worked solution. Coverage varies by stream.
- Practice that adapts
- Choose a topic, work on weaker areas and bookmark questions to revisit. Your attempts feed your progress tracking.
- AI doubt support
- Ask follow-up questions about a step or concept while practising, instead of stopping at the final answer.
Unlimited practice is available on eligible plans. Free practice and AI usage have limits; check the current plan allowances before choosing.
This page stays readable without an account. AI responses can be wrong; check them against the solution and source material.
More questions on Memory Hierarchy & Cache
2026 Set 1 Q14Match each addressing mode in List I with a data element or an element of a data structure (in…2026 Set 1 Q15Consider a processor P whose instruction set architecture is the load-store architecture. The…2026 Set 1 Q16Which one of the following dependencies among the register operands of different instructions can…2026 Set 2 Q18Consider the following two statements about interrupt handling mechanisms in a CPU. S1: In…2026 Set 2 Q23Which one of the following CPU scheduling algorithms cannot be preemptive?