GATE CS 2024 Set 1 — Question 15
Go beyond PYQs with Success TrackerAI-powered personalised practice and doubt support. Unlimited practice on eligible plans; AI usage limits apply.MCQ+1 / -0.33EasyProgrammed I/O (Polling)I/O OrganizationComputer Organization & ArchitectureInterrupt-Driven I/ODMA (Operation & Types)
Computer Organization & Architecture → I/O Organization → DMA (Operation & Types)
Last updated
Question
Which one of the following statements is FALSE?
Correct answer
(C) Programmed I/O mechanism has a better CPU utilization than the interrupt driven I/O mechanism
Solution
To identify the false statement, let's evaluate each option:
- Statement (A): In cycle stealing mode, the DMA controller requests the bus for a single cycle to transfer one word of data. This is a standard definition of cycle stealing. So, this statement is TRUE.
- Statement (B): Burst mode (or block transfer mode) transfers a contiguous block of data without releasing the bus until the entire block is moved. This reduces the overhead of bus requests and grants compared to cycle stealing, leading to higher throughput for large data transfers. So, this statement is TRUE.
- Statement (C): In Programmed I/O, the CPU must constantly poll the status register of the I/O module to check if it is ready. This 'busy-waiting' consumes CPU cycles that could be used for other tasks. In contrast, Interrupt-driven I/O allows the CPU to perform other work and only services the I/O device when an interrupt is received. Therefore, Interrupt-driven I/O has much better CPU utilization. This statement is FALSE.
- Statement (D): In vectored interrupts, the interrupting device provides a vector (an index or address) that points directly to the Interrupt Service Routine (ISR). In non-vectored interrupts, the CPU must poll multiple devices or execute a general routine to determine the source of the interrupt. Thus, vectored interrupts are faster. So, this statement is TRUE.
Continue learning with Success Tracker
A step still unclear? Work through it with support
Use Success Tracker to ask about the reasoning, then try another GATE CS question to check your understanding.
AI-powered practice· Unlimited practice on eligible plans
- PYQs with solutions
- Attempt available previous-year questions, then compare your reasoning with the worked solution. Coverage varies by stream.
- Practice that adapts
- Choose a topic, work on weaker areas and bookmark questions to revisit. Your attempts feed your progress tracking.
- AI doubt support
- Ask follow-up questions about a step or concept while practising, instead of stopping at the final answer.
Unlimited practice is available on eligible plans. Free practice and AI usage have limits; check the current plan allowances before choosing.
This page stays readable without an account. AI responses can be wrong; check them against the solution and source material.
More questions on I/O Organization
2026 Set 1 Q14Match each addressing mode in List I with a data element or an element of a data structure (in…2026 Set 1 Q15Consider a processor P whose instruction set architecture is the load-store architecture. The…2026 Set 1 Q16Which one of the following dependencies among the register operands of different instructions can…2026 Set 2 Q18Consider the following two statements about interrupt handling mechanisms in a CPU. S1: In…2026 Set 1 Q38The size of the physical address space of a processor is bytes. The capacity of a cache…