GATE EC 2019 Set 1 — Question 24
Go beyond PYQs with Success TrackerAI-powered personalised practice and doubt support. Unlimited practice on eligible plans; AI usage limits apply.MCQ+1 / -0.33EasyStatic CMOS Logic GatesCombinational LogicDigital CircuitsTransmission Gate
Digital Circuits → Combinational Logic → Static CMOS Logic Gates
Last updated
Question
In the circuit shown, what are the values of F for EN = 0 and EN = 1, respectively?
In the circuit, the NAND output drives the gate of a pMOS transistor connected between and the output node F, and the NOR output drives the gate of an nMOS transistor connected between F and ground.
Correct answer
(B) Hi-Z and D
Solution
The NAND gate has inputs EN and D, and drives the pMOS pull-up. The NOR gate has inputs D and , and drives the nMOS pull-down.
- pMOS gate: (pMOS ON when )
- nMOS gate: (nMOS ON when )
- : (pMOS ON), (nMOS OFF), so .
- : (pMOS OFF), (nMOS ON), so .
- (A) wrong: F is not driven to 0 when EN = 0.
- (C) wrong: F follows D, it is not stuck at 1.
- (D) wrong: the output is not inverted.
Continue learning with Success Tracker
A step still unclear? Work through it with support
Use Success Tracker to ask about the reasoning, then try another GATE EC question to check your understanding.
AI-powered practice· Unlimited practice on eligible plans
- PYQs with solutions
- Attempt available previous-year questions, then compare your reasoning with the worked solution. Coverage varies by stream.
- Practice that adapts
- Choose a topic, work on weaker areas and bookmark questions to revisit. Your attempts feed your progress tracking.
- AI doubt support
- Ask follow-up questions about a step or concept while practising, instead of stopping at the final answer.
Unlimited practice is available on eligible plans. Free practice and AI usage have limits; check the current plan allowances before choosing.
This page stays readable without an account. AI responses can be wrong; check them against the solution and source material.
More questions on Combinational Logic
2026 Set 1 Q20In the circuit shown in the Figure, A and B are logic inputs and Y is the logic output. Which of…2026 Set 1 Q27A binary ripple counter is designed to count to . Which of the following…2026 Set 1 Q35The negative edge triggered JK flip-flop in the Figure has J and K inputs tied to Logic High and a…2026 Set 1 Q42The address of the first location of a 256 kilo byte (KB) memory is . Choose the correct…2026 Set 1 Q45What is the complement of ?