GATE EC 2019 Set 1 — Question 49
Go beyond PYQs with Success TrackerAI-powered personalised practice and doubt support. Unlimited practice on eligible plans; AI usage limits apply.MCQ+2 / -0.67MediumFSM (Mealy & Moore)Sequential LogicDigital Circuits
Digital Circuits → Sequential Logic → FSM (Mealy & Moore)
Last updated
Question
The state transition diagram for the circuit shown is
The select input of the multiplexer is (input 1 is , input 0 is ). Each option lists the next state for every present state and input .
Correct answer
(C) From Q=0: A=0 → Q=1, A=1 → Q=1. From Q=1: A=0 → Q=1, A=1 → Q=0.
Solution
The MUX output is when and when . The flip-flop input is and .A = 0: , so . The next state is 1 from either state.A = 1: , so . The flip-flop toggles.Transitions:
- From : , .
- From : (stays), .
- (A) wrong: from with the state goes to 1, not 0.
- (B) wrong: from with the state stays at 1.
- (D) wrong: from with the state goes to 1.
Continue learning with Success Tracker
A step still unclear? Work through it with support
Use Success Tracker to ask about the reasoning, then try another GATE EC question to check your understanding.
AI-powered practice· Unlimited practice on eligible plans
- PYQs with solutions
- Attempt available previous-year questions, then compare your reasoning with the worked solution. Coverage varies by stream.
- Practice that adapts
- Choose a topic, work on weaker areas and bookmark questions to revisit. Your attempts feed your progress tracking.
- AI doubt support
- Ask follow-up questions about a step or concept while practising, instead of stopping at the final answer.
Unlimited practice is available on eligible plans. Free practice and AI usage have limits; check the current plan allowances before choosing.
This page stays readable without an account. AI responses can be wrong; check them against the solution and source material.
More questions on Sequential Logic
2026 Set 1 Q20In the circuit shown in the Figure, A and B are logic inputs and Y is the logic output. Which of…2026 Set 1 Q27A binary ripple counter is designed to count to . Which of the following…2026 Set 1 Q35The negative edge triggered JK flip-flop in the Figure has J and K inputs tied to Logic High and a…2026 Set 1 Q42The address of the first location of a 256 kilo byte (KB) memory is . Choose the correct…2026 Set 1 Q45What is the complement of ?