GATE EC 2019 Set 1 — Question 63
Go beyond PYQs with Success TrackerAI-powered personalised practice and doubt support. Unlimited practice on eligible plans; AI usage limits apply.NAT+2 / -0MediumCMOS VTC & Noise MarginCombinational LogicDigital Circuits
Digital Circuits → Combinational Logic → CMOS VTC & Noise Margin
Last updated
Question
A CMOS inverter, designed to have a mid-point voltage equal to half of , as shown in the figure, has the following parameters:
; for nMOS
; for pMOSThe ratio of to is equal to ______ (rounded off to 3 decimal places).
; for nMOS
; for pMOSThe ratio of to is equal to ______ (rounded off to 3 decimal places).
Correct answer
0.21 to 0.23
Solution
At the switching point (mid-point voltage) , both the nMOS and pMOS transistors are in the saturation region. The drain currents are equal:Given:
Substituting the values:Rounding to three decimal places, the ratio is 0.225.
Substituting the values:Rounding to three decimal places, the ratio is 0.225.
Continue learning with Success Tracker
A step still unclear? Work through it with support
Use Success Tracker to ask about the reasoning, then try another GATE EC question to check your understanding.
AI-powered practice· Unlimited practice on eligible plans
- PYQs with solutions
- Attempt available previous-year questions, then compare your reasoning with the worked solution. Coverage varies by stream.
- Practice that adapts
- Choose a topic, work on weaker areas and bookmark questions to revisit. Your attempts feed your progress tracking.
- AI doubt support
- Ask follow-up questions about a step or concept while practising, instead of stopping at the final answer.
Unlimited practice is available on eligible plans. Free practice and AI usage have limits; check the current plan allowances before choosing.
This page stays readable without an account. AI responses can be wrong; check them against the solution and source material.
More questions on Combinational Logic
2026 Set 1 Q20In the circuit shown in the Figure, A and B are logic inputs and Y is the logic output. Which of…2026 Set 1 Q27A binary ripple counter is designed to count to . Which of the following…2026 Set 1 Q35The negative edge triggered JK flip-flop in the Figure has J and K inputs tied to Logic High and a…2026 Set 1 Q42The address of the first location of a 256 kilo byte (KB) memory is . Choose the correct…2026 Set 1 Q45What is the complement of ?