GATE CS 2014 Set 2 — Question 19
Go beyond PYQs with Success TrackerAI-powered personalised practice and doubt support. Unlimited practice on eligible plans; AI usage limits apply.NAT+1 / -0MediumSet-Associative CacheMemory Hierarchy & CacheComputer Organization & ArchitectureCache Numericals
Computer Organization & Architecture → Memory Hierarchy & Cache → Cache Numericals
Last updated
Question
A 4-way set-associative cache memory unit with a capacity of 16 KB is built using a block size of 8 words. The word length is 32 bits. The size of the physical address space is 4 GB. The number of bits for the TAG field is _____
Correct answer
20 to 20
Solution
Given:
- Physical Address Space = 4 GB = bytes Physical Address = 32 bits.
- Cache Capacity = 16 KB = bytes.
- Block Size = 8 words 32 bits/word = 8 4 bytes = 32 bytes = bytes.
- Set Associativity = 4-way.
1.Block Offset: Since block size is bytes, Block Offset = 5 bits.
2.Number of Cache Lines: lines.
3.Number of Sets: sets.
4.Set Index: Since there are sets, Set Index = 7 bits.
5.Tag Bits: Total Address Bits - (Set Index + Block Offset)
Tag Bits = bits.The number of bits for the TAG field is 20.Continue learning with Success Tracker
A step still unclear? Work through it with support
Use Success Tracker to ask about the reasoning, then try another GATE CS question to check your understanding.
AI-powered practice· Unlimited practice on eligible plans
- PYQs with solutions
- Attempt available previous-year questions, then compare your reasoning with the worked solution. Coverage varies by stream.
- Practice that adapts
- Choose a topic, work on weaker areas and bookmark questions to revisit. Your attempts feed your progress tracking.
- AI doubt support
- Ask follow-up questions about a step or concept while practising, instead of stopping at the final answer.
Unlimited practice is available on eligible plans. Free practice and AI usage have limits; check the current plan allowances before choosing.
This page stays readable without an account. AI responses can be wrong; check them against the solution and source material.
More questions on Memory Hierarchy & Cache
2026 Set 1 Q14Match each addressing mode in List I with a data element or an element of a data structure (in…2026 Set 1 Q15Consider a processor P whose instruction set architecture is the load-store architecture. The…2026 Set 1 Q16Which one of the following dependencies among the register operands of different instructions can…2026 Set 2 Q18Consider the following two statements about interrupt handling mechanisms in a CPU. S1: In…2026 Set 1 Q38The size of the physical address space of a processor is bytes. The capacity of a cache…