GATE CS 2015 Set 1 — Question 22
Go beyond PYQs with Success TrackerAI-powered personalised practice and doubt support. Unlimited practice on eligible plans; AI usage limits apply.MCQ+1 / -0.33MediumInstruction FormatsInstructions & Addressing ModesComputer Organization & Architecture
Computer Organization & Architecture → Instructions & Addressing Modes → Instruction Formats
Last updated
Question
For computers based on three-address instruction formats, each address field can be used to specify which of the following:
(S1) A memory operand
(S2) A processor register
(S3) An implied accumulator register
(S1) A memory operand
(S2) A processor register
(S3) An implied accumulator register
Correct answer
(A) Either S1 or S2
Solution
In a three-address instruction format (e.g.,
ADD dest, src1, src2), each address field explicitly specifies an operand location. 1.(S1) A memory operand: In many architectures (like CISC), address fields can point to memory locations.
2.(S2) A processor register: In RISC architectures, address fields typically specify registers.
3.(S3) An implied accumulator register: By definition, an "implied" operand is not explicitly specified in an address field; it is inferred from the opcode itself (common in 0-address or 1-address architectures). Therefore, an address field cannot be used to specify an implied register.
Thus, only S1 and S2 are correct.Continue learning with Success Tracker
A step still unclear? Work through it with support
Use Success Tracker to ask about the reasoning, then try another GATE CS question to check your understanding.
AI-powered practice· Unlimited practice on eligible plans
- PYQs with solutions
- Attempt available previous-year questions, then compare your reasoning with the worked solution. Coverage varies by stream.
- Practice that adapts
- Choose a topic, work on weaker areas and bookmark questions to revisit. Your attempts feed your progress tracking.
- AI doubt support
- Ask follow-up questions about a step or concept while practising, instead of stopping at the final answer.
Unlimited practice is available on eligible plans. Free practice and AI usage have limits; check the current plan allowances before choosing.
This page stays readable without an account. AI responses can be wrong; check them against the solution and source material.
More questions on Instructions & Addressing Modes
2026 Set 1 Q14Match each addressing mode in List I with a data element or an element of a data structure (in…2026 Set 1 Q15Consider a processor P whose instruction set architecture is the load-store architecture. The…2026 Set 1 Q16Which one of the following dependencies among the register operands of different instructions can…2026 Set 2 Q18Consider the following two statements about interrupt handling mechanisms in a CPU. S1: In…2026 Set 1 Q38The size of the physical address space of a processor is bytes. The capacity of a cache…