GATE CS 2017 Set 1 — Question 11
Go beyond PYQs with Success TrackerAI-powered personalised practice and doubt support. Unlimited practice on eligible plans; AI usage limits apply.MCQ+1 / -0.33MediumAddressing ModesInstructions & Addressing ModesComputer Organization & Architecture
Computer Organization & Architecture → Instructions & Addressing Modes → Addressing Modes
Last updated
Question
Consider the C struct defined below:
The base address of
struct data {
int marks [100];
char grade;
int cnumber;
};
struct data student;
The base address of
student is available in register R1. The field student.grade can be accessed efficiently usingCorrect answer
(D) Index addressing mode, X(R1), where X is an offset represented in 2's complement 16-bit representation.
Solution
The structure
student has the following layout (assuming int is 4 bytes and char is 1 byte):marks: Array of 100 integers. Size = bytes. Offset 0.grade: Character. Offset 400.cnumber: Integer. Offset 401 (or 404 with padding).
student is in R1. To access student.grade, we need to access the memory location at R1 + 400.This corresponds to Index addressing mode (also known as Base-Displacement or Displacement addressing), denoted as X(R1), where X is the constant offset (400).Continue learning with Success Tracker
A step still unclear? Work through it with support
Use Success Tracker to ask about the reasoning, then try another GATE CS question to check your understanding.
AI-powered practice· Unlimited practice on eligible plans
- PYQs with solutions
- Attempt available previous-year questions, then compare your reasoning with the worked solution. Coverage varies by stream.
- Practice that adapts
- Choose a topic, work on weaker areas and bookmark questions to revisit. Your attempts feed your progress tracking.
- AI doubt support
- Ask follow-up questions about a step or concept while practising, instead of stopping at the final answer.
Unlimited practice is available on eligible plans. Free practice and AI usage have limits; check the current plan allowances before choosing.
This page stays readable without an account. AI responses can be wrong; check them against the solution and source material.
More questions on Instructions & Addressing Modes
2026 Set 1 Q14Match each addressing mode in List I with a data element or an element of a data structure (in…2026 Set 1 Q15Consider a processor P whose instruction set architecture is the load-store architecture. The…2026 Set 1 Q16Which one of the following dependencies among the register operands of different instructions can…2026 Set 2 Q18Consider the following two statements about interrupt handling mechanisms in a CPU. S1: In…2026 Set 1 Q38The size of the physical address space of a processor is bytes. The capacity of a cache…