GATE CS 2017 Set 2 — Question 29
Go beyond PYQs with Success TrackerAI-powered personalised practice and doubt support. Unlimited practice on eligible plans; AI usage limits apply.MCQ+2 / -0.67MediumCache NumericalsMemory Hierarchy & CacheComputer Organization & Architecture
Computer Organization & Architecture → Memory Hierarchy & Cache → Cache Numericals
Last updated
Question
In a two-level cache system, the access times of and caches are 1 and 8 clock cycles, respectively. The miss penalty from the cache to main memory is 18 clock cycles. The miss rate of cache is twice that of . The average memory access time (AMAT) of this cache system is 2 cycles. The miss rates of and respectively are:
Correct answer
(A) 0.111 and 0.056
Solution
Given:
cycle, cycles, cycles.
Let be the miss rate of . Then .
Solving the quadratic equation for :
Taking the positive root:
Then
So, and .
cycle, cycles, cycles.
Let be the miss rate of . Then .
Solving the quadratic equation for :
Taking the positive root:
Then
So, and .
Continue learning with Success Tracker
A step still unclear? Work through it with support
Use Success Tracker to ask about the reasoning, then try another GATE CS question to check your understanding.
AI-powered practice· Unlimited practice on eligible plans
- PYQs with solutions
- Attempt available previous-year questions, then compare your reasoning with the worked solution. Coverage varies by stream.
- Practice that adapts
- Choose a topic, work on weaker areas and bookmark questions to revisit. Your attempts feed your progress tracking.
- AI doubt support
- Ask follow-up questions about a step or concept while practising, instead of stopping at the final answer.
Unlimited practice is available on eligible plans. Free practice and AI usage have limits; check the current plan allowances before choosing.
This page stays readable without an account. AI responses can be wrong; check them against the solution and source material.
More questions on Memory Hierarchy & Cache
2026 Set 1 Q14Match each addressing mode in List I with a data element or an element of a data structure (in…2026 Set 1 Q15Consider a processor P whose instruction set architecture is the load-store architecture. The…2026 Set 1 Q16Which one of the following dependencies among the register operands of different instructions can…2026 Set 2 Q18Consider the following two statements about interrupt handling mechanisms in a CPU. S1: In…2026 Set 1 Q38The size of the physical address space of a processor is bytes. The capacity of a cache…