GATE CS 2018 Set 1 — Question 15
Go beyond PYQs with Success TrackerAI-powered personalised practice and doubt support. Unlimited practice on eligible plans; AI usage limits apply.MCQ+1 / -0.33EasyRISC vs CISCInstructions & Addressing ModesComputer Organization & Architecture
Computer Organization & Architecture → Instructions & Addressing Modes → RISC vs CISC
Last updated
Question
Consider the following processor design characteristics.I. Register-to-register arithmetic operations only
II. Fixed-length instruction format
III. Hardwired control unitWhich of the characteristics above are used in the design of a RISC processor?
II. Fixed-length instruction format
III. Hardwired control unitWhich of the characteristics above are used in the design of a RISC processor?
Correct answer
(D) I, II and III
Solution
RISC (Reduced Instruction Set Computer) processors are designed with several key characteristics to improve performance:
1.Register-to-register operations: Most instructions operate on registers, with separate Load and Store instructions for memory access. This simplifies the instruction set and allows for faster execution.
2.Fixed-length instruction format: All instructions are of the same size (e.g., 32 bits), which makes decoding much faster and easier to pipeline.
3.Hardwired control unit: Unlike CISC processors that often use microprogrammed control units, RISC processors use hardwired logic to execute instructions in a single clock cycle whenever possible.
Therefore, all three characteristics (I, II, and III) are typical of RISC designs.Continue learning with Success Tracker
A step still unclear? Work through it with support
Use Success Tracker to ask about the reasoning, then try another GATE CS question to check your understanding.
AI-powered practice· Unlimited practice on eligible plans
- PYQs with solutions
- Attempt available previous-year questions, then compare your reasoning with the worked solution. Coverage varies by stream.
- Practice that adapts
- Choose a topic, work on weaker areas and bookmark questions to revisit. Your attempts feed your progress tracking.
- AI doubt support
- Ask follow-up questions about a step or concept while practising, instead of stopping at the final answer.
Unlimited practice is available on eligible plans. Free practice and AI usage have limits; check the current plan allowances before choosing.
This page stays readable without an account. AI responses can be wrong; check them against the solution and source material.
More questions on Instructions & Addressing Modes
2026 Set 1 Q14Match each addressing mode in List I with a data element or an element of a data structure (in…2026 Set 1 Q15Consider a processor P whose instruction set architecture is the load-store architecture. The…2026 Set 1 Q16Which one of the following dependencies among the register operands of different instructions can…2026 Set 2 Q18Consider the following two statements about interrupt handling mechanisms in a CPU. S1: In…2026 Set 1 Q38The size of the physical address space of a processor is bytes. The capacity of a cache…