GATE CS 2023 Set 1 — Question 64
Go beyond PYQs with Success TrackerAI-powered personalised practice and doubt support. Unlimited practice on eligible plans; AI usage limits apply.NAT+2 / -0MediumSet-Associative CacheMemory Hierarchy & CacheComputer Organization & ArchitectureCache Numericals
Computer Organization & Architecture → Memory Hierarchy & Cache → Cache Numericals
Last updated
Question
An 8-way set associative cache of size () is used in a system with 32-bit address. The address is sub-divided into TAG, INDEX, and BLOCK OFFSET.The number of bits in the TAG is ____________.
Correct answer
19 to 19
Solution
To find the number of bits in the TAG, we first determine the total number of bits used for the INDEX and BLOCK OFFSET.Given:
- Cache Size () =
- Associativity () = 8-way =
- Address Size = 32 bits
1.Number of block offset bits () =
2.Number of sets () =
3.Number of index bits () =
The total number of bits for the INDEX and BLOCK OFFSET combined is:Note that this sum is independent of the actual block size .The number of TAG bits () is the remaining bits in the 32-bit address:Therefore, the number of bits in the TAG is 19.Continue learning with Success Tracker
A step still unclear? Work through it with support
Use Success Tracker to ask about the reasoning, then try another GATE CS question to check your understanding.
AI-powered practice· Unlimited practice on eligible plans
- PYQs with solutions
- Attempt available previous-year questions, then compare your reasoning with the worked solution. Coverage varies by stream.
- Practice that adapts
- Choose a topic, work on weaker areas and bookmark questions to revisit. Your attempts feed your progress tracking.
- AI doubt support
- Ask follow-up questions about a step or concept while practising, instead of stopping at the final answer.
Unlimited practice is available on eligible plans. Free practice and AI usage have limits; check the current plan allowances before choosing.
This page stays readable without an account. AI responses can be wrong; check them against the solution and source material.
More questions on Memory Hierarchy & Cache
2026 Set 1 Q14Match each addressing mode in List I with a data element or an element of a data structure (in…2026 Set 1 Q15Consider a processor P whose instruction set architecture is the load-store architecture. The…2026 Set 1 Q16Which one of the following dependencies among the register operands of different instructions can…2026 Set 2 Q18Consider the following two statements about interrupt handling mechanisms in a CPU. S1: In…2026 Set 1 Q38The size of the physical address space of a processor is bytes. The capacity of a cache…