GATE CS 2025 Set 2 — Question 28
Go beyond PYQs with Success TrackerAI-powered personalised practice and doubt support. Unlimited practice on eligible plans; AI usage limits apply.MSQ+1 / -0EasyInstructions & Addressing ModesComputer Organization & Architecture
Computer Organization & Architecture → Instructions & Addressing Modes
Last updated
Question
Which of the following is/are part of an Instruction Set Architecture of a processor?
Correct answer
(D) The total number of registers
Solution
The Instruction Set Architecture (ISA) serves as the interface between the software and the hardware. It defines the attributes of the processor that are visible to the programmer (or compiler), such as:
- Instruction Set: The set of operations the processor can perform.
- Data Types: The formats of data (integer, floating-point, etc.).
- Registers: The number and type of architectural registers available to instructions.
- Addressing Modes: How instructions access memory.
- Memory Architecture: Address space, alignment, etc.
- Cache Memory: Size, associativity, and number of levels.
- Clock Frequency: The speed at which the processor runs.
- Pipeline: Number of stages, branch prediction, etc.
- (A) The size of the cache memory: Microarchitecture.
- (B) The clock frequency of the processor: Microarchitecture.
- (C) The number of cache memory levels: Microarchitecture.
- (D) The total number of registers: This refers to the architectural registers (e.g., 32 general-purpose registers in MIPS), which are a fundamental part of the ISA because instructions must encode register operands.
Continue learning with Success Tracker
A step still unclear? Work through it with support
Use Success Tracker to ask about the reasoning, then try another GATE CS question to check your understanding.
AI-powered practice· Unlimited practice on eligible plans
- PYQs with solutions
- Attempt available previous-year questions, then compare your reasoning with the worked solution. Coverage varies by stream.
- Practice that adapts
- Choose a topic, work on weaker areas and bookmark questions to revisit. Your attempts feed your progress tracking.
- AI doubt support
- Ask follow-up questions about a step or concept while practising, instead of stopping at the final answer.
Unlimited practice is available on eligible plans. Free practice and AI usage have limits; check the current plan allowances before choosing.
This page stays readable without an account. AI responses can be wrong; check them against the solution and source material.
More questions on Instructions & Addressing Modes
2026 Set 1 Q14Match each addressing mode in List I with a data element or an element of a data structure (in…2026 Set 1 Q15Consider a processor P whose instruction set architecture is the load-store architecture. The…2026 Set 1 Q16Which one of the following dependencies among the register operands of different instructions can…2026 Set 2 Q18Consider the following two statements about interrupt handling mechanisms in a CPU. S1: In…2026 Set 1 Q38The size of the physical address space of a processor is bytes. The capacity of a cache…