GATE CS 2014 Set 2 — Question 53
Go beyond PYQs with Success TrackerAI-powered personalised practice and doubt support. Unlimited practice on eligible plans; AI usage limits apply.MCQ+2 / -0.67MediumMemory Hierarchy & CacheComputer Organization & Architecture
Computer Organization & Architecture → Memory Hierarchy & Cache
Last updated
Question
In designing a computer’s cache system, the cache block (or cache line) size is an important parameter. Which one of the following statements is correct in this context?
Correct answer
(D) A smaller block size incurs a lower cache miss penalty
Solution
The cache miss penalty is the time required to fetch a block from the lower level of memory. It consists of latency (access time) and transfer time. A smaller block size reduces the amount of data to be transferred, thereby reducing the transfer time and the overall miss penalty. (A) is incorrect because larger blocks capture more spatial locality.
(B) is incorrect because smaller blocks mean more lines for the same cache size, increasing the total tag overhead.
(C) is incorrect because larger tag structures typically do not decrease hit time.
(B) is incorrect because smaller blocks mean more lines for the same cache size, increasing the total tag overhead.
(C) is incorrect because larger tag structures typically do not decrease hit time.
Continue learning with Success Tracker
A step still unclear? Work through it with support
Use Success Tracker to ask about the reasoning, then try another GATE CS question to check your understanding.
AI-powered practice· Unlimited practice on eligible plans
- PYQs with solutions
- Attempt available previous-year questions, then compare your reasoning with the worked solution. Coverage varies by stream.
- Practice that adapts
- Choose a topic, work on weaker areas and bookmark questions to revisit. Your attempts feed your progress tracking.
- AI doubt support
- Ask follow-up questions about a step or concept while practising, instead of stopping at the final answer.
Unlimited practice is available on eligible plans. Free practice and AI usage have limits; check the current plan allowances before choosing.
This page stays readable without an account. AI responses can be wrong; check them against the solution and source material.
More questions on Memory Hierarchy & Cache
2026 Set 1 Q14Match each addressing mode in List I with a data element or an element of a data structure (in…2026 Set 1 Q15Consider a processor P whose instruction set architecture is the load-store architecture. The…2026 Set 1 Q16Which one of the following dependencies among the register operands of different instructions can…2026 Set 2 Q18Consider the following two statements about interrupt handling mechanisms in a CPU. S1: In…2026 Set 1 Q38The size of the physical address space of a processor is bytes. The capacity of a cache…