GATE CS 2020 Set 1 — Question 14
Go beyond PYQs with Success TrackerAI-powered personalised practice and doubt support. Unlimited practice on eligible plans; AI usage limits apply.MCQ+1 / -0.33MediumDatapath & Register FileALU & DatapathComputer Organization & Architecture
Computer Organization & Architecture → ALU & Datapath → Datapath & Register File
Last updated
Question
Consider the following data path diagram.
Consider an instruction: . The following steps are used to execute it over the given data path. Assume that PC is incremented appropriately. The subscripts r and w indicate read and write operations, respectively.

1.
2.
3.
4.
5.
Which one of the following is the correct order of execution of the above steps?Correct answer
(C) 3, 5, 2, 1, 4
Solution
The instruction execution cycle typically consists of Fetch, Decode, and Execute phases.
1.Fetch Phase: The instruction must be fetched from memory.
- Step 3: transfers the Program Counter to the Memory Address Register and initiates a memory read.
- Step 5: transfers the data from the Memory Data Register to the Instruction Register.
- So, the sequence starts with 3, 5.
- First, one operand must be moved to a temporary register (input to ALU).
- Step 2: moves the value of R1 to TEMP1.
- Next, the second operand is read, added to the first, and the result is stored.
- Step 1: reads R2, reads TEMP1 (holding R1), performs addition, and writes the result to TEMP2.
- Finally, the result is written to the destination register.
- Step 4: moves the result from TEMP2 to R0.
Continue learning with Success Tracker
A step still unclear? Work through it with support
Use Success Tracker to ask about the reasoning, then try another GATE CS question to check your understanding.
AI-powered practice· Unlimited practice on eligible plans
- PYQs with solutions
- Attempt available previous-year questions, then compare your reasoning with the worked solution. Coverage varies by stream.
- Practice that adapts
- Choose a topic, work on weaker areas and bookmark questions to revisit. Your attempts feed your progress tracking.
- AI doubt support
- Ask follow-up questions about a step or concept while practising, instead of stopping at the final answer.
Unlimited practice is available on eligible plans. Free practice and AI usage have limits; check the current plan allowances before choosing.
This page stays readable without an account. AI responses can be wrong; check them against the solution and source material.
More questions on ALU & Datapath
2026 Set 1 Q14Match each addressing mode in List I with a data element or an element of a data structure (in…2026 Set 1 Q15Consider a processor P whose instruction set architecture is the load-store architecture. The…2026 Set 1 Q16Which one of the following dependencies among the register operands of different instructions can…2026 Set 2 Q18Consider the following two statements about interrupt handling mechanisms in a CPU. S1: In…2026 Set 1 Q38The size of the physical address space of a processor is bytes. The capacity of a cache…